Avnet Electronics Marketing - Community Forum


	\|

Interfacing DDR3 and LPDRAM with the Xilinx Spartan®-6 Hard Memory Controller

Subject	Replies	Author	Latest Post
S6 DDR3 EDK Simulation Problem	1	nivas	07-08-2010 09:03 AM by bhfletcher
performance degraded when command burst length = 0	2	Albert	04-20-2010 12:46 PM by bhfletcher
Does the Spartan-6 MCB/PLL system support spread-s...	0	bhfletcher	03-30-2010 07:47 AM by bhfletcher
Latency from User Interface to External Memory	0	bhfletcher	03-30-2010 07:42 AM by bhfletcher
Updated Xilinx Guidelines for designing with MCB	0	bhfletcher	03-30-2010 07:37 AM by bhfletcher
Maximum addressing space in MIG	1	Bobgf	01-21-2010 06:01 AM by bhfletcher
FPGA's DQ pin assignment does not match DDR3 on SP...	0	bhfletcher	01-19-2010 01:32 PM by bhfletcher
When is VREF required to be connected to the FPGA ...	0	bhfletcher	12-09-2009 05:45 AM by bhfletcher
Is MOBILE_DDR the same as LVCMOS18?	0	bhfletcher	12-09-2009 05:42 AM by bhfletcher
When will UG388 be updated?	0	bhfletcher	12-07-2009 12:23 PM by bhfletcher
Does WebPack ISIM-lite support MCB simulation?	0	bhfletcher	12-07-2009 12:20 PM by bhfletcher
Does ModelSIM DE support simulation of the Spartan...	0	bhfletcher	12-04-2009 08:01 AM by bhfletcher
Unused data mask cannot be used for FPGA I/O	0	bhfletcher	12-04-2009 07:58 AM by bhfletcher
RZQ is not optional	0	bhfletcher	12-04-2009 07:39 AM by bhfletcher
Sharing one PLL between two opposite-side MCBs	0	bhfletcher	12-04-2009 07:37 AM by bhfletcher
dual-MCB x32 interface design	0	bhfletcher	12-04-2009 07:35 AM by bhfletcher
Soft Calibration is not optional	0	bhfletcher	12-04-2009 07:30 AM by bhfletcher
Signal Integrity for DDR2/3 interfaces	0	bhfletcher	12-04-2009 07:08 AM by bhfletcher
Xilinx seminar on V6 and S6 memory controllers	0	bhfletcher	12-04-2009 07:07 AM by bhfletcher
What is the Latency on Write and a Read using the ...	0	hoyrups	12-04-2009 05:37 AM by hoyrups
Why is the ChipSelect of the memory interface not ...	0	hoyrups	12-04-2009 05:36 AM by hoyrups
Will Synopsys VCS work for simulating the MCB?	0	bhfletcher	11-07-2009 01:22 PM by bhfletcher
How much fabric resource is consumed by the soft c...	0	bhfletcher	11-07-2009 01:20 PM by bhfletcher
Is Spartan-6 going to be offered in a -3 Industria...	0	bhfletcher	11-07-2009 01:19 PM by bhfletcher
What efficiency can be expected with 2Kbyte block ...	0	bhfletcher	11-07-2009 01:17 PM by bhfletcher
How does the Spartan-6 control jitter on the Memor...	0	bhfletcher	11-07-2009 01:15 PM by bhfletcher
What is the longest period between MCB Refreshes?	0	bhfletcher	11-07-2009 01:14 PM by bhfletcher
Is a x72 DDR3 DIMM supported on V6 with fly-by wri...	0	bhfletcher	11-07-2009 01:13 PM by bhfletcher
1.35V DDR3 support in Virtex-6?	0	bhfletcher	11-07-2009 01:11 PM by bhfletcher
Maximum realistic performance with MCB	0	bhfletcher	11-07-2009 01:10 PM by bhfletcher

Interfacing DDR3 and LPDRAM with the Xilinx Spartan®-6 Hard Memory Controller

Welcome to the Avnet Technical Community!